RISC-V Cores in industrial quality and Open Source

By Florian 'Flo' Wohlrab

議題

RISC-V Cores in industrial quality and Open Source

TR611 [[ new Date( '2024-08-04 07:30:00+00:00' ).toLocaleDateString('ja', {year: 'numeric', month: '2-digit', day: '2-digit'}) ]] [[ new Date( '2024-08-04 07:30:00+00:00' ).toLocaleTimeString('zh-Hant', {hour12: false, hour: '2-digit', minute:'2-digit'}) ]] ~ [[ new Date( '2024-08-04 08:00:00+00:00' ).toLocaleTimeString('zh-Hant', {hour12: false, hour: '2-digit', minute:'2-digit'}) ]] 英文 English
加入行事曆 加入關注 加入關注 已關注

Can you design a commercial chip, shipping hundred of millions of it? The OpenHW Group is dedicated to curate and maintain with it's members industrial quality, open source RISC-V IP with full verification and documentation under a permissive license. OpenHW Group RISC-V IP has been already shipped in many different commercial applications and is best suited for custom extensions or modification if you wish but also works off-the-shelf. Let us give an overview about our Core line up and how we enable embedded IoT, edge AI and a variety of other applications.

講者

Florian 'Flo' Wohlrab

Florian 'Flo' Wohlrab

Flo is the CEO of the OpenHW Group and international not-for-Profit organization dedicated to curate and maintain high quality, industrial grade, open source RISC-V Cores. Flo is fascinated by RISC-V and help to smoothen accessibility to high quality RISC-V and help promote the RISC-V ISA worldwide. He is also one of the first RISC-V International Ambassadors. Before leading the OpenHW Group Flo was Head of Sales for a commercial RISC-V provider where he took care of the markets in Japan, Europe and Middle East.

Open Source Inspired Hardware (and their happy friends) ZBKAA7 general (30mins)